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Abstract— For the first time, a temperature-compensated
CMOS frequency reference based on the electron mobility in a
MOS transistor is presented. Over the temperature range from
-55 ◦C to 125 ◦C, its frequency spread is less than ±0.5% after
a two-point trim and less than ±2.7% after a one-point trim.
These results make it suitable for use in Wireless Sensor Network
nodes. Fabricated in a baseline 65-nm CMOS process, the 150
kHz frequency reference occupies 0.2 mm2 and draws 42.6 µA
from a 1.2-V supply at room temperature.
I. INTRODUCTION
Wireless Sensor Networks (WSN) are based on small,
cheap and energy efficient nodes. Since the largest fraction
of the energy used in each node is spent listening to the
channel, synchronous networks are employed to reduce such
idle listening time [1]. In that case, the receiver predicts
the timeslot that the transmitter will use and turns itself off
when no incoming signal is expected. The duty-cycle of the
receiver can be lower if the timeslot can be predicted with a
smaller error, i.e. if a more accurate time reference is available.
Accuracies of a few ppm can be achieved by crystal-controlled
oscillators (XCOs), but since such external components should
be avoided to reduce the cost and size of the nodes, accuracy
must be given up for the sake of integration.
The tradeoff between integration and time/frequency accu-
racy is also present in the RF front-end. While commercial
communication systems require high frequency accuracy, ra-
dios for WSN can be optimized to relax such specifications
and so frequency accuracies in the order of only a few percent
are needed [1] [2]. Thus, it is interesting to investigate which
level of accuracy can be reached without external components,
with the constraint to operate at the low voltage and power
levels typical of WSN supplies.
Recently, much work has been devoted to implementing
fully integrated frequency references in standard microelec-
tronic technologies. LC oscillators [3] can provide accuracy
and phase noise performances comparable to XCOs; however,
their power consumption can hardly be reduced below 100 µW
due to the limited Q of integrated inductors and the possible
need for high-speed frequency dividers. Fully integrated fre-
quency references based on ring oscillators [4] and silicon
thermal diffusivity [5] are quite accurate, but dissipate several
milliwatts of power. RC oscillators can achieve inaccuracies
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Fig. 1. Block diagram of the frequency reference.
less than 1% while consuming less than 200 µW [6], [7], but
their accuracy relies on the availability of on-chip resistors
with low or, at least, accurately defined temperature coeffi-
cients.
As an alternative, the mobility of charge in a MOS transistor
can be employed as a reference. It exhibits low process
spread and, although its temperature dependence is large
(approximately proportional to T−1.6, where T is the absolute
temperature), it is well defined for a given process and thus
can be compensated for. The effect of process spread can then
be removed by a one or two temperature calibration.
In this paper, we explore the level of accuracy that can
be achieved by a fully integrated temperature-compensated
oscillator that is referenced to electron mobility. The proposed
frequency reference comprises a current-controlled relaxation
oscillator, in which the current is proportional to the mobil-
ity, and a bandgap-based temperature sensor for temperature
compensation. Experimental validation of this approach will
be provided, demonstrating that, after a two-point calibration,
a frequency spread of less than ±0.5% can be achieved over
the military temperature range. The circuit is presented in
section II; experimental results are shown in section III and
conclusions are drawn in section IV.
II. TEMPERATURE-COMPENSATED MOBILITY-BASED
REFERENCE
A. System Architecture
The proposed frequency reference consists of a mobility-
referenced oscillator, a band-gap temperature sensor (TS)
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Fig. 2. Mobility-referenced oscillator (a) and its waveforms (b).
and an external frequency divider (Fig. 1). The mobility-
referenced oscillator generates a frequency fosc proportional
to the electron mobility µn in an NMOS transistor. Via a pre-
determined compensation curve, the digital output of the TS
is mapped to a division factor N in such a way that the output
frequency fout remains constant over temperature.
B. Mobility-based oscillator
A simplified schematic of the mobility-based frequency
reference is shown in Fig. 2(a) [8]. It consists of a low-
voltage current mirror (formed by M2,4 and OA2) with gain
n = W4/L4W2/L2 and the NMOS pair M1,3. The voltage difference
between the gates of M1 and M3 is kept equal to VR by the
the combination of the current source I0, R0 and OA1. Using
the square-law MOS model, the drain current of M1 can be
written as
I1 =
µnCox
2
W1
L1
V 2R(√
n
m − 1
)2 (1)
where m = W3/L3W1/L1 , Cox is the oxide capacitance per unit
area and µn is the electron mobility [8]. The current source
I0 is implemented by mirroring the current flowing in a
resistor matched to R0 and whose voltage drop is equal to
the reference voltage VR (not shown in the schematic).
The drain current of M1 is mirrored by MA and MB with
a gain of four and used to alternatively discharge CA and
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Fig. 3. Simplified schematic of the band-gap temperature sensor.
CB after they have been precharged to Vr1. When the voltage
on the discharging capacitor drops below Vr2, the output of
the comparator switches and the linear discharge of the other
capacitor starts. The recharge is delayed by a short interval D,
ensuring that the comparator’s non-idealities do not affect the
slope of the discharge at the Vr2-crossing. Note that D is not
critical, as it does not influence the period T . Using (1), the
oscillation frequency is
fosc =
µnCox
4C(
√
n
m − 1)
2
W1
L1
V 2R
Vr1 − Vr2
(2)
where C = CA = CB ∝ Cox. If VR, Vr1 and Vr2,
are reference voltages then fosc has the same temperature
dependence as µn.
The two multiplexers at the input of the comparator, driven
by the signal chop shown in Fig. 2(b), are used to mitigate
the effect of comparator offset.
C. Temperature Sensor
The band-gap based TS is shown in Fig. 3 [9]. When
en1,2 are both high, the vertical NPN Q1,2 are biased by the
PMOS current sources array at a 1:4 collector current ratio to
produce a PTAT difference between their base emitter voltages
VΣ∆ = ∆Vbe. When en1 (en2) is high and en2 (en1) is low,
Q1 (Q2) is biased by a fixed current and the base-emitter
junction of Q2 (Q1) is shorted to produce VΣ∆ = +Vbe
(VΣ∆ = −Vbe). The feedback loops comprising the amplifiers
and the common-source buffers compensate the base current
of Q1,2, so that neither ∆Vbe nor Vbe depends on the bipolar
current gain. Moreover, the two loops increase the output
impedance at the the collectors of Q1,2, by fixing the collector
voltages equal to the reference voltage VCE0. To prevent
the capacitive load of the analogue-to-digital converter from
making the loops unstable, diode-connected Q3,4 are added to
lower the impedance at the base of Q1,2.
A 1st-order Σ∆ analog-to-digital converter is used to pro-
duce an output bitstream bs whose average µ represents the TS
output. The switched-capacitor integrator in the Σ∆ integrates
2 · ∆Vbe when bs = 0 and −Vbe when bs = 1. Since the
negative feedback forces the average integrated voltage to be
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Fig. 4. Die micrograph of the test chip.
zero, the bitstream average is
µ = 〈bs〉 =
2 ·∆Vbe
Vbe + 2 ·∆Vbe
(3)
Although µ is a non-linear function of temperature, the
biasing of the NPNs has been chosen [9] such that a function
that is proportional-to-absolute-temperature (PTAT) can be
obtained by applying the transformation
µPTAT (µ) =
9 · µ
1 + 8 · µ
(4)
D. Temperature compensation
For flexibility, the temperature compensation scheme was
implemented off-line in Matlab. However, it can be practically
implemented without incurring much hardware complexity.
For example, to determine fixed time intervals, the divide-by-
N shown in Fig. 1 can be replaced by a simple counter. After
an initial reset, the end of the time interval is denoted by the
instant when the counter’s output is equal to Mcyc ∝ N , where
Mcyc can be adjusted in a temperature-dependent manner. For
time intervals in the order of Tmeas = 100 ms as required for
WSN synchronization [1], Mcyc = Tmeas · fosc ≈ 15 · 103 at
room temperature, which is equivalent to more than 13 bits of
temperature compensating resolution.
For a single-point trim, the oscillation frequency of each
sample at the trim temperature fosc(Ttrim) is measured. A
seventh-order polynomial P7(·), whose coefficients are fixed
for all the samples, is then obtained via a batch calibration.
The divider factor N is computed as
N =
fosc(Ttrim)
fnom
P7(µ) (5)
where fnom = 150 kHz is the nominal frequency of oscilla-
tion, i.e. the desired output frequency.
For two-point trim, the following procedure is adopted. The
oscillator frequency fosc and the on-chip TS decimated output
µ are measured at two different temperatures, Ttrim,1 and
Ttrim,2. Those data are used to interpolate the frequency using
the interpolant
fosc = A · µ
B
PTAT (6)
where µPTAT is computed from the TS output using (4) and
A and B are the trim parameters for each sample. A fourth-
order polynomial Q4(·) is obtained from batch calibration so
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Fig. 5. Uncompensated oscillator output frequency (fosc).
that the divider factor N computed for each sample is
N =
1
fnom
A · {µPTAT [Q4(µ)]}
B (7)
The polynomial1 Q4(·) is required to compensate for the
fact that the power-law interpolant in (6) only approximately
describes the temperature dependence of the electron mobility,
especially over a wide temperature range.
III. EXPERIMENTAL RESULTS
The frequency reference was fabricated in a standard 65-nm
CMOS process (Fig. 4). The circuit occupies 0.2 mm2 (0.1
mm2 for the oscillator and 0.1 mm2 for the TS) and uses
only 2.5-V I/O thick oxide MOS devices. For flexibility, some
control logic, the temperature sensor’s sinc2 decimation filter
and the reference voltages VR = 0.25 V, Vr1 = 1.6 V and
Vr2 = 1.2 V were implemented off-chip. The reference draws
42.6 µA (34.3 µA for the oscillator and 8.3 µA for the
TS) from a 1.2-V supply at room temperature. The supply
sensitivity is 1.2%/V.
Measurements on 12 samples from one batch were per-
formed over the temperature range from -70 ◦C to +125 ◦C
using a temperature-controlled oven. The temperature of the
samples was measured using a Pt100 platinum thermometer
and compared to the temperature reading of the on-chip TS.
The TS shows a spread on µPTAT of 0.5◦C (3σ) over the
range from -70 ◦C to +125 ◦C.
Fig. 5 shows the uncompensated output frequency of the
oscillator. At room temperature, its maximum deviation from
the average is ±6%. First, the samples were trimmed at
Ttrim = 22
◦C and compensated with an external Pt100 and
an ideal temperature compensation curve. In those conditions,
the maximum error is ±2.6% over the military range from
-55 ◦C to 125 ◦C. Then, the compensation polynomial P7(·)
(see section II-D) was extracted from batch calibration of the
12 devices. After a single-point trim at Ttrim = 22 ◦C, the
1Note that the order of the polynomials P7(·) and Q4(·) is the minimum
required for the error due to the non-linearity of the compensation to be
negligible compared to the spread among the samples.
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Fig. 6. Frequency error of the reference after single-point trim.
error when compensating with the on-chip TS is less than
±2.7% (Fig. 6). Finally, a two-point trim at Ttrim,1 = −27 ◦C
and Ttrim,2 = 105 ◦C was employed and the error improved
to ±0.5% using another compensating polynomial Q4(·) (see
section II-D) extracted from a batch calibration of the 12
devices (Fig. 7). For the adopted compensation schemes, the
resolution of the integer divider factor N in Fig. 1 has been
limited to 13 bits. Since this resolution can be easily reached
in a practical implementation, as discussed in section II-D, the
feasibility of the proposed compensation scheme is proved.
The frequency reference’s performance is summarized in
Table I and compared to other low-power fully integrated
CMOS frequency reference. The proposed frequency reference
achieves accuracy comparable to the state-of-the-art over a
wider temperature range and for significantly more samples.
IV. CONCLUSIONS
A fully integrated temperature-compensated frequency ref-
erence based on electron mobility has been presented. Its
inaccuracy is less than ±2.7% after single-point trim and less
than ±0.5% after two-point trim over the military tempera-
ture range. This demonstrates that frequency references with
TABLE I
PERFORMANCE SUMMARY AND COMPARISON.
Reference [6] [7] [10] This work
Frequency 6 MHz 10 MHz 30 MHz 150 kHz
Supply 1.2 V 1.2 V 3.3 V 1.2 V
Power 66 µW 80 µW 180 µW 51 µW
Technology 65 nm 0.18 µm 0.35 µm 65 nm
Temp. range (◦C) 0∼120 -20∼100 -20∼100 -55∼125
Inaccuracy ±0.9% ±0.4% ±0.7% ±0.5% ±2.7%
Calibration single N.A.a N.A.a double single
Samples tested
over temp. 4 1 1 12
aNo calibration applied on a single sample.
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Fig. 7. Frequency error of the reference after two-point trim.
inaccuracies less than 1% over a wide temperature range can
be realized with MOS transistors, even in nanometer CMOS.
Those references are accurate enough for WSN applications,
while working at low-voltage and low-power, as required for
the use in autonomous sensor nodes.
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